



simulation "post compiler"

Search

[Advanced Scholar Search](#)
[Scholar Preferences](#)
[Scholar Help](#)
ScholarResults 1 - 6 of 6 for simulation "post compiler". (0.08 seconds)

Tip: Try removing quotes from your search to get more results.

A post-compiler approach to scratchpad mapping of code

F Angiolini, F Menichelli, A Ferrero, L Benini, M ... - Proceedings of the 2004 international conference on ..., 2004 - portal.acm.org

... to apply some of the above proposals as a **post-compiler** pass, fetching ... 3.3 **Simulation**

Platform Our work builds upon a fully parametric multiprocessor platform ...

Cited by 1 - [Web Search](#) - [portal.acm.org](#)Dictionary Based Code Compression for Variable Length Instruction Encodings

D Das, R Kumar, PP Chakrabarti - Proceedings of the 18th International Conference on VLSI ..., 2005 - doi.ieeecomputersociety.org

... In section 5 we present our **simulation** results for the algorithm applied ... can be broadly categorized into compiler optimizations and **post compiler** optimizations ...[Web Search](#) - [ieeexplore.ieee.org](#) - [ieeexplore.ieee.org](#) - [portal.acm.org](#)SCISM IA-32 Binary Translator

E Koukourechkov, N Grozdanov, G Gaydadjiev, S ... - stw.nl

... the compounding facility may be a software facility - in the form of a **post compiler**[5] or ... clear steps are to be performed as a part of the **simulation** process ...[View as HTML](#) - [Web Search](#) - [cardit.et.tudelft.nl](#) - [ce-serv.et.tudelft.nl](#) - [ce.et.tudelft.nl](#) - [all 5 versions »](#)A compiler directed framework for parallel compositional systems

J Mukherjee, N Ramakrishnan, JD Arthur, V ... - Master's thesis, Department of Computer Science, Virginia ..., 2002 - scholar.lib.vt.edu

... Our **post compiler** analysis automatically determines the necessary state that is to be saved and restored and presents a simple interface to this functionality. ...Cited by 2 - [View as HTML](#) - [Web Search](#) - [scholar.lib.vt.edu](#)[PS] Latency-directed multithreaded computation and its architectural support

X Fan - 1994 - tams-www.informatik.uni-hamburg.de

... The **simulation** results are presented. Finally, some ...83 4.4.2 **Simulation** Results : : : : 85 ...[View as HTML](#) - [Web Search](#) - [tech-www.informatik.uni-hamburg.de](#) - [Library Search](#)A scalable compound instruction set machine

S Vassiliadis, B Blaner - research.ibm.com


Page 1. SCISM: A scalable compound instruction set machine by S. Vassiliadis

B. Blaner I?. J. Eickemeyer In this paper we describe ...

[View as HTML](#) - [Web Search](#)

simulation "post compiler"

Search

[Sign in](#)

Web

Tip: Try removing quotes from your search to get more results.


Your search - **HDL override "post compiler"** - did not match any documents.

Suggestions:

- Make sure all words are spelled correctly.
- Try different keywords.
- Try more general keywords.
- Try fewer keywords.

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2005 Google

[Sign in](#)

Web

Tip: Try removing quotes from your search to get more results.

Your search - **override signal HDL "post compiler"** - did not match any documents.

Suggestions:

- Make sure all words are spelled correctly.
- Try different keywords.
- Try more general keywords.
- Try fewer keywords.

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2005 Google


[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)

 Search: ☒ The ACM Digital Library ☐ The Guide

THE ACM DIGITAL LIBRARY

[Feedback](#) [Report a problem](#) [Satisfaction survey](#)

 Terms used [override](#) [post compiler](#) [HDL](#) [simulation](#)

Found 2,402 of 166,357

Sort results by

☒ [Save results to a Binder](#)

 Try an [Advanced Search](#)

Display results

☒ [Search Tips](#)

 Try this search in [The ACM Guide](#)
☐ Open results in a new window

Results 1 - 20 of 200

 Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [next](#)

Best 200 shown

 Relevance scale ☐ ☐ ☐ ☐ ☐

1 [A formal semantics for Verilog-VHDL simulation interoperability by abstract state](#)


[machine](#)

Hisashi Sasaki

 January 1999 **Proceedings of the conference on Design, automation and test in Europe**

Publisher: ACM Press

 Full text available: [pdf\(54.42 KB\)](#)

 Additional Information: [full citation](#), [citations](#), [index terms](#)

2 [DVS: An Object-Oriented Framework for Distributed Verilog Simulation](#)

Lijun Li, Hai Huang, Carl Tropper

 June 2003 **Proceedings of the seventeenth workshop on Parallel and distributed simulation**

Publisher: IEEE Computer Society

 Full text available: [pdf\(161.05 KB\)](#)

 Additional Information: [full citation](#), [abstract](#), [citations](#), [index terms](#)

[Publisher Site](#)

There is a wide-spread usage of hardware design languages(HDL) to speed up the time-to-market for the design of modern digital systems. Verification engineers can simulate hardware in order to verify its performance and correctness with help of an HDL. However, simulation can't keep pace with the growth in size and complexity of circuits and has become a bottleneck of the design process. Distributed HDL simulation on a cluster of workstations has the potential to provide a cost-effective solution to th ...

3 [Regression-based RTL power modeling](#)



Alessandro Bogliolo, Luca Benini, Giovanni De Micheli

 July 2000 **ACM Transactions on Design Automation of Electronic Systems (TODAES)**, Volume 5 Issue 3

Publisher: ACM Press

 Full text available: [pdf\(391.65 KB\)](#)

 Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

Register-transfer level (RTL) power estimation is a key feature for synthesis-based design flows. The main challenge in establishing a sound RTL power estimation methodology is the construction of accurate, yet efficient, models of the power dissipation of functional macros. Such models should be automatically built, and should produce reliable average power estimates. In this paper we propose a general methodology for building and tuning RTL power models. We address both hard macros (presy ...

Keywords: RTL design, RTL power modeling, adaptive characterization, functional macros, regression models

4 Automatic Formal Verification of Fused-Multiply-Add FPUs

Christian Jacobi, Kai Weber, Viresh Paruthi, Jason Baumgartner

March 2005 **Proceedings of the conference on Design, Automation and Test in Europe - Volume 2**

Publisher: IEEE Computer Society

Full text available:  [pdf\(241.82 KB\)](#) Additional Information: [full citation](#), [abstract](#)

In this paper we describe a fully-automated methodology for formal verification of fused-multiply-add floating point units (FPUs). Our methodology verifies an implementation FPU against a simple reference model derived from the processor's architectural specification, which may include all aspects of the IEEE specification including denormal operands and exceptions. Our strategy uses a combination of BDD- and SAT-based symbolic simulation. To make this verification task tractable, we use a combi ...

5 Teaching computer organization and architecture using SystemC

Ed Harcourt

December 2005 **Journal of Computing Sciences in Colleges**, Volume 21 Issue 2

Publisher: Consortium for Computing Sciences in Colleges

Full text available:  [pdf\(346.75 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#)

Hardware simulation is often used in courses that contain a hardware component. We describe and introduce SystemC, a C++ library for designing, simulating, and analyzing digital systems. We compare and contrast the strengths and weaknesses of SystemC to other technologies used in hardware courses such as breadboards and other simulation technologies including schematic capture and traditional hardware description languages Verilog and VHDL. We ascertained the strengths and weaknesses of using Sy ...

6 Adaptive least mean square behavioral power modeling

A. Bogliolo, L. Benini, G. De Micheli

March 1997 **Proceedings of the 1997 European conference on Design and Test**

Publisher: IEEE Computer Society

Full text available:  [pdf\(891.01 KB\)](#) Additional Information: [full citation](#), [abstract](#), [citations](#)

 [Publisher Site](#)

In this work we propose an effective solution to the main challenges of behavioral power modeling: the generation of models for the power dissipation of technology-independent soft macros and the strong dependence of power from input pattern statistics. Our methodology is based on a fast characterization performed by simulating the gate-level implementation of instances of soft macros within the behavioral description of the complete design. Once characterization has been completed, the backanno ...

Keywords: adaptive least mean square behavioral power model, design, gate-level power simulation, integrated circuit modelling, pattern statistics, power dissipation, soft macro, synthesis


7 Functional verification methodology for the PowerPC 604 microprocessor

James Monaco, David Holloway, Rajesh Raina

June 1996 **Proceedings of the 33rd annual conference on Design automation**

Publisher: ACM Press

Full text available: Additional Information:

 [pdf\(79.74 KB\)](#)[full citation](#), [references](#), [citations](#), [index terms](#)**8** CAD: ARCS: an architectural level communication driven simulator 

Dave Nellans, Vamshi Krishna Kadaru, Erik Brunvand

April 2004 **Proceedings of the 14th ACM Great Lakes symposium on VLSI****Publisher:** ACM PressFull text available:  [pdf\(138.92 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

Simulators for digital systems operate at a variety of levels of abstraction varying from detailed analog and switch level modeling of the transistor to cycle based descriptions of entire systems. We propose an even higher level simulator, called ARCS, based on the abstraction of an asynchronous communication event rather than of a clock cycle. Modeling systems at this level allows architectural level exploration of the design space before cycle-level details are available, and also allows the s ...

Keywords: Java, architectural simulation, asynchronous communication**9** (Special session) invited talks: c-based design examples: Using C based logic synthesis to bridge the productivity gap 

Chris Sullivan, Alex Wilson, Stephen Chappell

January 2004 **Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair ASP-DAC '04 , Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair ASP-DAC '04****Publisher:** IEEE Press , IEEE PressFull text available:  [pdf\(375.82 KB\)](#) Additional Information: [full citation](#), [abstract](#)
 [Publisher Site](#)

Digital circuits from software designs and formal executable specifications can be automatically synthesized using hardware compilation or 'C based logic synthesis'. Designs can be verified using that same formal specification and coupled with the increasing deployment of higher-level C based languages and IP reuse in hardware design and system codesign, C based logic synthesis is enabling new methodologies and levels of designer productivity. In this paper we discuss the rationale for such a sy ...

10 Design and use of a system-level specification and verification methodology 
















M. M. Kamal Hashmi, Alistair C. Bruce

December 1995 **Proceedings of the conference on European design automation****Publisher:** IEEE Computer Society PressFull text available:  [pdf\(624.83 KB\)](#) Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)**11** RuleBase: an industry-oriented formal verification tool 

Ilan Beer, Shoham Ben-David, Cindy Eisner, Avner Landver

June 1996 **Proceedings of the 33rd annual conference on Design automation****Publisher:** ACM PressFull text available:  [pdf\(75.02 KB\)](#) Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)**12** When hardware becomes software: designing a safety-critical system with Ada 

James Hummer, Loïc Briand

- December 1992 **Proceedings of the conference on TRI-Ada '92**
 **Publisher:** ACM Press
 Full text available:  [pdf\(748.30 KB\)](#) Additional Information: [full citation](#), [references](#), [index terms](#)
- 13 [Simulation vector generation from HDL descriptions for observability-enhanced statement coverage](#) 
 Farzan Fallah, Pranav Ashar, Srinivas Devadas
 June 1999 **Proceedings of the 36th ACM/IEEE conference on Design automation**
Publisher: ACM Press
 Full text available:  [pdf\(151.12 KB\)](#) Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)
- 14 [Migrating a CISC computer family onto RISC via object code translation](#) 
 Kristy Andrews, Duane Sand
 September 1992 **ACM SIGPLAN Notices , Proceedings of the fifth international conference on Architectural support for programming languages and operating systems ASPLOS-V**, Volume 27 Issue 9
Publisher: ACM Press
 Full text available:  [pdf\(1.13 MB\)](#) Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)
- 15 [Design of a SPDIF receiver using protocol compiler](#) 
 Ulrich Holtmann, Peter Blinzer
 May 1998 **Proceedings of the 35th annual conference on Design automation**
Publisher: ACM Press
 Full text available:  [pdf\(348.72 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)
 [Publisher Site](#)
- This paper describes the design of a receiver for the digital audio signal SPDIF used by CD-ROM players. The design was done with Protocol Compiler, a high-level synthesis tool for the design of structured data stream processing controllers. Compared to traditional RTL design, Protocol Compiler makes entry, debugging, and re-use easier. Design time was cut by factor 2 while the results in terms of area and delay are competitive.
- Keywords:** high-level synthesis, telecommunication
- 16 [Synthesis for Low Power: Dynamic modeling of inter-instruction effects for execution time estimation](#) 
 G. Beltrame, C. Brandolese, W. Fornaciari, F. Salice, D. Sciuto, V. Trianni
 September 2001 **Proceedings of the 14th international symposium on Systems synthesis**
Publisher: ACM Press
 Full text available:  [pdf\(234.84 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)
- The market for embedded applications is facing a growing interest in power consumption issues: this work is intended to provide a new model to estimate software-level power consumption of 32-bit microprocessors. This model extends previous ones by considering dynamic inter-instruction effects that take place during code execution, providing a static means to characterize their energy consumption. The model is formally sound: it is conceived for a generic architecture and it has been preliminary ...

17 Defect-oriented mixed-level fault simulation of digital systems-on-a-chip using HDL



M. B. Santos, J. P. Teixeira

January 1999 **Proceedings of the conference on Design, automation and test in Europe**

Publisher: ACM Press

Full text available: [pdf\(57.77 KB\)](#) Additional Information: [full citation](#), [citations](#), [index terms](#)

18 Generation of the HDL-A-Model of a Micromembrane from Its Finite-Element-Description



Klaus Hofmann, Manfred Glesner, Nicu Sebe, A. Manolescu, Santiago Marco, Josep Samitier, Jean-Michel Karam, Bernard Courtois

March 1997 **Proceedings of the 1997 European conference on Design and Test**

Publisher: IEEE Computer Society

Full text available: [pdf\(574.37 KB\)](#) Additional Information: [full citation](#), [abstract](#)
 [Publisher Site](#)

A CAD tool for the automated generation of behavioral models in HDL-A is presented. This CAD tool has been implemented in the frame of a project for the automatic modeling of microsystem components for the co-simulation with VHDL or Spice-models. Starting from the finite-element-description of a microcomponent a nonlinear behavioral HDL-A-model is generated by successively adding or deleting effects to the HDL-A-model according to the observed differences between the two models. Using the exampl ...

Keywords: logic CAD, HDL-A-model, micromembrane, finite-element-description, CAD tool, automated generation, behavioral models, FEM, microsystem components, automatic modeling, cosimulation, VHDL-models, Spice-models

19 Behavioral synthesis methodology for HDL-based specification and validation



D. Knapp, T. Ly, D. MacMillen, R. Miller

January 1995 **Proceedings of the 32nd ACM/IEEE conference on Design automation**

Publisher: ACM Press

Full text available: [pdf\(51.94 KB\)](#) Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

20 Advances in hardware/software co-simulation techniques: RTOS-centric hardware/software cosimulator for embedded system design



Shinya Honda, Takayuki Wakabayashi, Hiroyuki Tomiyama, Hiroaki Takada

September 2004 **Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis**

Publisher: ACM Press

Full text available: [pdf\(510.21 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

This paper presents an RTOS-centric hardware/software cosimulator which we have developed for embedded system design. One of the most remarkable features in our cosimulator is that it has a complete simulation model of an RTOS which is widely used in industry, so that application tasks including RTOS service calls are natively executed on a host computer. Our cosimulator also features cosimulation with functional simulation models of hardware written in C/C++ and cosimulation with HDL simulators ...

Keywords: RTOS, cosimulation, embedded Systems

Results 1 - 20 of 200

Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [next](#)

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.
[Terms of Usage](#) [Privacy Policy](#) [Code of Ethics](#) [Contact Us](#)

Useful downloads:  [Adobe Acrobat](#)  [QuickTime](#)  [Windows Media Player](#)  [Real Player](#)

	Type	Ref #	Hits	Search Text
1	BRS	S110	1	"6223142".pn.
2	BRS	S111	1	"6223142".pn. and veri\$
3	BRS	S112	1	"6223142".pn. and veri\$ and HDL and mapping
4	BRS	S113	1	"6223142".pn. and veri\$ and HDL and mapping and convention\$
5	BRS	S114	1	"6223142".pn. and veri\$ and HDL and mapping and convention\$ and instan\$
6	BRS	S115	0	"6223142".pn. and veri\$ and HDL and mapping and convention\$ and instan\$ and override
7	BRS	S116	1	"6223142".pn. and veri\$ and HDL and mapping and convention\$ and instan\$ and disable
8	BRS	S117	1	"6223142".pn. and veri\$ and HDL and mapping and convention\$ and instan\$ and disable and comment
9	BRS	S118	0	"6223142".pn. and veri\$ and HDL and mapping and convention\$ and instan\$ and disable and comment and post
10	BRS	S119	0	"6223142".pn. and veri\$ and HDL and mapping and convention\$ and instan\$ and disable and comment and compiler
11	BRS	S120	1	"6223142".pn. and veri\$ and HDL and mapping and convention\$ and instan\$ and disable and comment and port
12	BRS	S121	1	"6920418".pn.
13	BRS	S122	0	"6920418".pn. and compiler
14	BRS	S123	1	"6920418".pn. and override
15	BRS	S124	1	"6920418".pn. and override and HDL
16	BRS	S125	0	"6920418".pn. and override and HDL and compiler
17	BRS	S126	491	(HDL same simulation)
18	BRS	S130	15	(post adj compiler)
19	BRS	S131	1	(post adj compiler) and (HDL same simulation)
20	BRS	S132	1	(post adj compiler) and (HDL same simulation) and over
21	BRS	S133	1	(post adj compiler) and (HDL same simulation) and override
22	BRS	S134	1	(post adj compiler) and (HDL same simulation) and override and target
23	BRS	S135	1	(post adj compiler) and (HDL same simulation) and override and target and port
24	BRS	S136	2	(override) and (post adj compiler)
25	BRS	S137	1	(override) and (post adj compile)

[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) |

Welcome United States Patent and Trademark Office

Search Results**BROWSE****SEARCH****IEEE XPLORE GUIDE**

Results for "((simulation<and>(signal<near/2>override))<in>metadata)"



Your search matched 0 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

[View Session History](#)[New Search](#)

Modify Search

☐ Check to search only within this results setDisplay Format: ☒ Citation ☐ Citation & Abstract

» Key

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

No results were found.

Please edit your search criteria and try again. Refer to the Help pages if you need assistance.

[Help](#) [Contact Us](#) [Privacy & :](#)

© Copyright 2005 IEEE –

	Type	L #	Hits	DBs	Search Text
1	BRS	L4	0	USPAT	703/14ccls.
2	BRS	L5	617	USPAT	703/14.ccls.
3	BRS	L6	27	USPAT	703/14.ccls. and override